Polishing slurries for copper and associated materials

ABSTRACT

A chemical mechanical polishing slurry and method for using the slurry for polishing copper, barrier material and dielectric material that includes a first and second slurry. The first slurry has a high removal rate on copper and a low removal rate on barrier material. The second slurry has a high removal rate on barrier material and a low removal rate on copper and dielectric material. The first and second slurries can include silica particles, an oxidizing agent, a corrosion inhibitor, and a cleaning agent.

CROSS-REFERENCE TO RELATED APPLICATIONS

This is a continuation of U.S. patent application Ser. No. 10/022,317 filed Dec. 18, 2001, which in turn is a division of U.S. patent application Ser. No. 09/562,698 filed May 1, 2000, issued Jun. 25, 2002 as U.S. Pat. No. 6,409,781.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a chemical mechanical polishing slurry for surfaces of a semiconductor wafer, and more particularly, to a chemical mechanical polishing slurry and a method for using the slurry to remove and polish copper, barrier materials and dielectric materials layered on semiconductor wafer surfaces.

2. Description of the Related Art

Semiconductor wafers are used to form integrated circuits. The semiconductor wafer typically includes a substrate, such as silicon, upon which dielectric materials, barrier materials, and metal conductors and interconnects are layered. These different materials have insulating, conductive or semi-conductive properties. Integrated circuits are formed by patterning regions into the substrate and depositing thereon multiple layers of dielectric material, barrier material, and metals.

In order to obtain the correct patterning, excess material used to form the layers on the substrate must be removed. Further, to obtain efficient circuits, it is important to have a flat or planar semiconductor wafer surface. Thus, it is necessary to polish certain surfaces of a semiconductor wafer.

Chemical Mechanical Polishing or Planarization (“CMP”) is a process in which material is removed from a surface of a semiconductor wafer, and the surface is polished (planarized) by coupling a physical process such as abrasion with a chemical process such as oxidation or chelation. In its most rudimentary form, CMP involves applying slurry, a solution of ah abrasive and an active chemistry, to a polishing pad that buffs the surface of a semiconductor wafer to achieve the removal, planarization, and polishing process. It is not desirable for the removal or polishing process to be comprised of purely physical or purely chemical action, but rather the synergistic combination of both in order to achieve fast uniform removal. In the fabrication of integrated circuits, the CMP slurry should also be able to preferentially remove films that comprise complex layers of metals and other materials so that highly planar surfaces can be produced for subsequent photolithography, or patterning, etching and thin-film processing.

Recently, copper has been used as the metal interconnect for semiconductor wafers. Typically fore copper technology, the layers that are removed and polished consist of a copper layer (about 1-1.5 μm thick) on top of a thin copper seed layer (about 0.05-0.15 μm thick). These copper layers are separated from the dielectric material surface by a layer of barrier material (about 50-300 Å thick). The key to obtaining good uniformity across the wafer surface after polishing is by using a slurry that has the correct removal selectivities for each material. If appropriate material removal selectivity is not maintained, unwanted dishing of copper and/or erosion of the dielectric material may occur.

Dishing occurs when too much copper is removed such that the copper surface is recessed relative to the dielectric surface of the semiconductor wafer. Dishing primarily occurs when the copper and barrier material removal rates are disparate. Oxide erosion occurs when too much dielectric material is removed and channels are formed in the dielectric material on the surface of the semiconductor wafer relative to the surrounding regions. Oxide erosion occurs when the dielectric material removal rate is locally much higher than the copper removal rate. Dishing and oxide erosion are area dependent being wafer pattern and pitch dependent as well.

Typical commercial CMP slurries used to remove overfill material and polish semiconductor wafer surfaces have a barrier material removal rate below 500 Å/min. Further, these slurries have a copper to barrier material removal rate selectivity of greater than 4:1. This disparity, in removal rates during the removal and polishing of the barrier material results in significant dishing of copper on the surface of the semiconductor wafer and/or poor removal of the barrier material.

Another problem with conventional CMP slurries is that the removal chemistry of the slurry is compositionally unstable. Further, many of the colloidal abrasives agglomerate after relatively short time frames following addition to the supporting chemistry. Both of these problems lead to significant operational obstacles.

A further problem in commercial CMP slurries is that the abrasive materials in the slurries produce defects in the form of micro scratches. These slurries also have poor planarization efficiency, which is the ability of the slurry to polish high points preferentially over low points on the surface of the wafer. Micro scratches and poor planarization efficiency result in integrated circuits with increased defects and a lower yield.

Still another problem of commercial CMP slurries is that the chemicals that make up the slurries produce a copper surface that has a high corrosion tendency post polish.

An object of this invention, therefore, is a CMP slurry that employs a two-step slurry approach. The slurry used in the first step has a high copper removal rate and a comparatively low barrier material removal rate. The slurry used in the second step has a relatively high barrier material removal rate, comparable removal rate for copper and low removal rate on the dielectric material. By using this two-step slurry approach, the first and second slurries can provide the appropriate selectivity ranges to minimize copper dishing and oxide erosion, thereby providing a viable CMP approach to advanced device manufacturing.

Another object of the invention is for the first and second slurries to have stable removal chemistry.

Yet another object is to use abrasives in the first slurry that achieve high copper removal rates, but minimal barrier material removal rates, and to use abrasives in the second slurry that provide superior removal rates on barrier material and low removal rates for copper, which also minimize micro scratch defects and provide very good planarization efficiency.

It is a further object of this invention to employ active copper cleaning chemistry and corrosion inhibitors in the slurry to minimize copper corrosion post polish, and to eliminate post-polish cleaning steps.

These and other objects and advantages of the invention will be apparent to those skilled in the art upon reading the following detailed description and upon reference to the drawings.

SUMMARY OF THE INVENTION

The present invention is directed to a chemical mechanical polishing slurry comprising a first slurry, which has a high removal rate on copper and a low removal rate on barrier material and a second slurry, which has a high removal rate on barrier material and a low removal rate on copper and the associated dielectric material. The first and second slurries comprise silica particles, an oxidizing agent, a corrosion inhibitor, and a cleaning agent. Also disclosed as the present invention is a method for chemical mechanical polishing copper, barrier material and dielectric material with the polishing slurry of the present invention. As will become apparent from the discussion that follows, the stable slurry and method of using the slurry provide for removal of material and polishing of semiconductor wafer surfaces with significantly no dishing or oxide erosion, with significantly no surface defects and good planarization efficiency, and produce a copper surface with minimal corrosion tendency post-polish.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view of a semiconductor wafer prior to chemical mechanical polishing.

FIG. 2 is a cross sectional view of the semiconductor wafer of FIG. 1 following chemical mechanical polishing with the first slurry, according to the present invention.

FIG. 3 is a cross sectional view of the semiconductor wafer of FIG. 2 following chemical mechanical polishing with the second slurry, according to the present invention.

FIG. 4 is a cross sectional view of a semiconductor wafer illustrating copper dishing.

FIG. 5 is a cross sectional view of a semiconductor wafer illustrating oxide erosion.

FIG. 6 is a transmission electron micrograph (TEM) showing 13 nm silica particles of the present invention.

FIG. 7 is the size distribution of 13 nm silica particles of the present invention determined with Coulter N4 Plus particle analyzer.

DETAILED DESCRIPTION OF THE INVENTION, AND PREFERRED EMBODIMENTS THEREOF

FIG. 1 illustrates a semiconductor wafer 10 prior to CMP. As shown, substrate 11 may be made of any conventional semiconductor materials, including silicon or germanium or silicon-germanium. Layered on top of the substrate 11 is dielectric material 12, which is preferentially silicon oxide, low k dielectrics comprised substantially of silicon oxide or a carbon containing silicon oxide. The instant invention is not limited to such dielectric materials and is also useful for removal of dielectrics such as fluoride doped silicon glass (FSG). Layered on the dielectric material 12, is barrier material 13. The barrier material layer 13 is typically about 50 to 300 Å thick. The barrier material 13 maX be any material conventionally used, but is typically chosen from the group of tungsten nitride, tantalum, tantalum nitride, titanium nitride, silicon doped tantalum nitride or silion doped titanium nitride. Finally, a layer of copper 14 covers the barrier material layer 13, and extends into trenches 14 a, 14 b, and 14 c. The copper layer 14 is usually about 0.1-0.15 μm thick and the copper layer 14 in FIG. 1 includes a thin copper seed layer, which is usually about 0.05-0.15 μm thick.

The invention is a CMP slurry designed to polish copper 14 and associated barrier materials 13 such as tungsten nitride, tantalum, tantalum nitride, silicon doped tantalum nitride, titanium nitride and silicon doped titanium nitride. The chemical mechanical polishing slurry of the present invention is comprised of two parts. The first slurry is a copper selective slurry used to remove the bulk copper down to the barrier layer (FIG. 2). The first slurry has a high removal rate of copper and a low removal rate of barrier material. The second slurry is selective to the barrier layer and removes the barrier material down to the dielectric material. The barrier and copper rate are comparable for this step (FIG. 3). The various removal rates of the first and second slurries on various materials are shown in Table 1. In this way, two slurries together comprise a combined package to polish copper metallization schemes for integrated circuit manufacturing. TABLE 1 Removal Rates of the First and Second Slurries on Different Materials* Selectivity First Slurry Second Slurry Material:Cu Removal Rates Removal Rates First Second LAYER (Å/min) (Å/min) Slurry Slurry Copper >5000 <1000 Tantalum <500 >1000 1:10 1:1 Tantalum <500 >1000 1:10 1:1 Nitride Thermal <150 <150 1:50 1:6 Oxide *(Down Force = 5 psi, Flow Rate = 200 mL/min, Table Speed = 90 rpm, Quill Speed = 50 rpm, Pad Type = IC 1000)

Referring to FIG. 1, the present invention includes a method for chemical mechanical polishing copper 14, barrier material 13 and dielectric material 12, comprises the following steps: (1) providing a first chemical mechanical polishing slurry that has a high removal rate on copper 14 and a low removal rate on barrier material 13; (2) chemical mechanical polishing a semiconductor wafer surface 10 with the first slurry; (3) providing a second chemical mechanical polishing slurry that has a high removal rate on barrier material 13 a comparable removal rate on copper 14 and a low removal rate on the dielectric material 12; and (4) chemical mechanical polishing the semiconductor wafer surface 10 with the second slurry.

Generally, the; slurry is applied to a pad contained on a polishing instrument. Polishing instrument parameters such as down force (DF), flow rate (FR), table speed (TS), quill speed (QS), and pad type can be adjusted to effect the results of the CMP slurry. These parameters are important in obtaining efficient planarization results and limiting dishing and erosion. Although these parameters may be altered, when used with the CMP slurry of the present invention, the standard conditions used are DF of 5 psi, FR of 200 mL/min, TS of 90 rpm, QS of 50 rpm, and the IC 1000 pad type.

FIG. 2 illustrates the semiconductor wafer 10 of FIG. 1, after steps (1) and (2) of the present method for CMP have been carried out, and the semiconductor wafer surface has been polished with the first slurry. When FIG. 2 is compared to FIG. 1, the top copper layer 14 in FIG. 1 has been preferentially removed, and only the copper in the trenches (FIG. 2) 18 a, 18 b, and 18 c is left. As shown in FIG. 2 the barrier material layer 17 is substantially in tact, and the dielectric material 16 based on substrate 15 is still unexposed.

Similarly, FIG. 3 illustrates the semiconductor wafer 10 of FIGS. 1 and 2, after steps (3) and (4) of the present method for CMP have been carried out, and the semiconductor wafer surface has been polished with the second slurry. As shown in FIG. 3, the barrier material layer 21 has been removed down to the dielectric material 20. The second slurry also removed just enough of the copper in trenches 22 a, 22 b, and 22 c so that the surface of the semiconductor wafer 10 is flat and planar. The second slurry also serves to polish the newly exposed surface, including the dielectric material 20, the barrier material 21 a, 21 b, 21 c, and the copper 22 a, 22 b, 22 c. All of these materials are based on substrate 19.

By using the first and second slurries of the claimed invention, with the selectivities described in Table 1, and following the described method, copper dishing (FIG. 4) and oxide erosion (FIG. 5) can be minimized. FIG. 4 shows a semiconductor wafer to which a CMP slurry has been applied, which had a higher selectivity for copper 26 a, 26 b, 26 c than for the barrier material 25 a, 25 b, 25 c or dielectric material 24. As a result, disparate amounts of copper are removed from the surface of the semiconductor wafer. This is known as copper dishing and is shown by the dish-like troughs 27 a, 27 b, and 27 c in the trenches of copper 26 a, 26 b, 26 c. The CMP slurry of the present invention and method of using this slurry greatly reduces copper dishing.

Similarly, FIG. 5 shows a semiconductor wafer to which a CMP slurry has been applied, which has a higher selectivity for the dielectric material 29 than for the barrier material 30 a, 30 b, 30 c, or copper 31 a, 31 b, 31 c. As a result, disparate amounts of dielectric material are removed from the surface of the semiconductor wafer. This is known as oxide erosion and is shown by the indentions and/or reduction of the dielectric material 29 a, 29 b. The CMP slurry of the present invention and method of using this slurry greatly reduces oxide erosion.

Turning now to the composition of the CMP slurry, generally the first and second slurries comprise silica particles, an oxidizing agent, a corrosion inhibitor, and a cleaning agent. The chemistry of the first and second slurries should be stable and have a pH in the range of about 2 to 5. The first and second slurries may contain potassium or ammonium hydroxide in such amounts to adjust the pH to a range of about 2 to 5.

The preferred oxidizing agent for the first and second slurries is potassium iodate formed by reaction of HIO₃ with KOH. The corrosion inhibitor and cleaning agent for the first and second slurries should be a carboxylic acid. More specifically, the carboxylic acid may be chosen from the group of glycine, oxalic acid, malonic acid, succinic acid and nitrilotriacetic acid. Alternatively, the carboxylic acid may be a dicarboxylic acid that preferentially has a nitrogen containing functional group. In the most preferred form, the corrosion inhibitor and cleaning agent for the first and second slurries is iminodiacetic acid. Inorganic acids such as phosphoric, nitric and hydrochloric were added to adjust pH and accelerate copper removal rates.

The use of potassium iodate as the oxidizing agent and carboxylic acids as the corrosion inhibitors and cleaning agents and inorganic acids as accelerating agents creates a stable removal chemistry in the pH region of about 2 to 5, for the first and second slurries. Further, the use of copper corrosion inhibitors and cleaning agents minimizes copper corrosion, as indicated by low static etch rates of roughly less than 50 Å/min on copper.

The silica particles of the first and second slurries can be precipitated. The precipitated particles usually range from about 3 to 100 nm in size and can be spherical. An alternative to precipitated silica particles in the first slurry is fumed silica. Generally, the fumed silica has a mean particle size of less than 700 nm.

Alternatively, and more preferred is to use colloidal silica particles of the type described. The colloidal silica particles can range from about 3 to 100 nm in size, and can be spherical. Preferentially, when the first and second slurries employ spherical colloidal particles, the particles should have a narrow size distribution. More specifically, about 99.9% of the spherical colloidal particles should be within about 3 sigma of a mean particle size with negligible particles larger than about 500 nm.

The first slurry, thus, can employ either precipitated spherical silica particles in the size range of 3 to 100 nm, or fumed silica with mean particle size less than about 700 nm. These particles coupled with the iodate chemistry allows the first slurry to achieve high copper removal rate but minimal barrier material removal rate. Colloidal silica, with a narrow size distribution, minimizes micro scratch defects and provides superior removal rates on barrier materials, greater than about 1000 Å/min, and low removal rates for copper for the second slurry. Further, spherical silica abrasives with a mean size of less than about 100 nm provide very good planarization efficiency.

The pH, oxidizing agents, modifying agents, abrasive particle composition and size distribution, and weight percent were evaluated to establish a baseline for removal rates and selectivity.

EXAMPLE 1

Precipitated silica mean particle sizes of 8 nm, 20 nm, and 70 nm were tested. The fumed silica particle size tested was less than 700 nm. The optimum CMP slurry, including the first and second slurry, had a precipitated silica mean size of less than about 100 nm. The optimum fumed silica abrasive mean size for the first slurry is less than about 700 nm. The optimum CMP slurry formulations contain 1-10% precipitated silica, or fumed silica for the first slurry.

Further, different types of abrasive particles were studied to maximize the removal and selectivity characteristic of the slurry. Precipitated silica abrasives, with mean size distributions of 4 nm, 8 nm, 13 nm, 20 nm and 70 nm were tested. FIG. 6 shows a TEM picture of 13 nm slurry. The size distribution of these particles is presented in FIG. 7. Fumed silica, with a mean particle size of less than about 700 nm, was also evaluated. All of these mean size distributions can be used to achieve effective polishing rates and selectivities for the first and second slurries.

EXAMPLE 2

Different pH ranges were tested for the first and second slurries (See Table 2 and 3). The precipitated silica abrasives had a starting pH range of 9-11 and the fumed silica had a starting pH range of 2-7. The optimum CMP slurry was found to be acidic. Thus, the pH ranges were altered to the 2 to 5 range by adding potassium, sodium or ammonium hydroxide in appropriate amounts to solutions of iodic acid, cleaning agent and corrosion inhibitor.

EXAMPLE 3

Several formulations of the first slurries were prepared. The characteristics of these formulations are described in Table 2. The first slurry is optimally comprised of formula 5, for colloidal silica particles, and formula 19 for fumed silica particles. Thus, the first slurry is preferentially comprised of 1-10% colloidal silica with particle size 3 to 100 nm, or 1-5% fumed silica with mean particle size of less than about 700 nm. Further, the active chemistry for the optimum first slurry is about 1-12% potassium iodate (KIO₃, formed by reaction of HIO₃ with KOH), which is used as the oxidizing agent for the copper, about 0-5% concentrated inorganic acid as a copper activating agent, and 0-2% iminodiacetic acid (IDA) as the copper corrosion inhibitor and cleaning agent. TABLE 2 Formulations for the First Slurry Copper Copper Thermal Copper Tantalum Tantalum Formula Oxidizer, % Inhibitor, % Activator, % Neutralizer, % Abrasive, % pH Oxide RR * RR * RR Nitride RR 1 HIO_(3.) 8.22 IDA, 1.5 H₃PO₄ 1.764 KOH 4.523; Colloidal 2.4 — 3176 — — NH4OH, 3.7768 (13 nm), 1 2 HIO_(3+.) 12.33 IDA, 1.5 H₃PO₄ 0.5 KOH, 5.022 Colloidal 2.7 113 4713 — — (13 nm)k 1 3 HIO₃, 10 IDA, 1.5 — NH4OH, 2.685 Colloidal 3.0 126 4800 — — (13 nm), 1 4 HIO₃, 10 IDA, 1.5 — KOH, 4.084 Colloidal 2.8 126 5165 — — (13 nm), 1 5 HIO_(3.) 10 IDA, 1.5 H₃PO₄, 0.5 KOH, 4.523 Colloidal 2.9 151 6530 453 590 (13 nm), 1 6 HIO₃, 12.33 IDA, 1.5 H₃PO₄, 0.5 KOH, 5.486 Colloidal 3.1 115 6877 422 528 (13 nm), 1 7 HIO₃, 12.33 IDA, 1.5 H₃PO₄, 0.5 KOH, 5.486 Colloidal 3.1 115 6877 422 528 (13 nm), 1 8 HIO₃, 8.22 IDA, 1.5 H₃PO₄, 0.5 KOH, 3.978 Colloidal 3.1 112 4797 494 730 (13 nm), 1 9 HIO₃, 8.22 — HCl, 0.15 g KOH, 4.284 Colloidal 6.0 117 423 878 1031 (13 nm), 1 10 HIO₃, 4.11 IDA, 1.5 H₃PO₄, 0.5 KOH, 2.92 Colloidal 3.4 134 2138 550 618 (13 nm), 1 11 HIO₃, 4.11 IDA, 1.5 H₃PO₄, 0.5 KOH, 2.92 Colloidal 3.6 105 2134 512 882 (13 nm), 1 12 HIO₃, 6.17 IDA, 1.5 H₃PO₄, 0.5 KOH, 4.087 Colloidal 6.0 106 1448 890 1047 (13 nm), 13 HIO₃, 4.11 IDA, 1.5 H₃PO₄, 0.5 KOH, 2.918 Colloidal 3.5 140 3900 720 1066 (13 nm), 1 14 HIO₃, 4.11 IDA, 1.5 H₃PO₄, 0.5 KOH, 3.012 Colloidal 3.6 45 4157 527 623 (8 nm), 1 15 HIO₃, 4.11 IDA, 1.5 H₃PO₄, 0.5 KOH, 3.067 Colloidal 3.7 172 6852 649 842 (20 nm), 1 16 HIO₃, 4.11 IDA, 1.5 H₃PO₄, 0.5 KOH, 3.13 Colloidal 3.6 171 2720 451 625 (70 nm), 1 17 HIO₃, 4.11 IDA, 1.5 H₃PO₄, 0.5 KOH, 2.918 Colloidal 3.6 118 3973 832 1028 (13 nm), 1 18 HIO₃, 4.11 IDA, 1.5 — KOH, 2.474 Colloidal 3.5 167 5630 728 946 (13 nm), 1 19 HIO₃, 4.11 IDA, 1.5 H₃PO₄, 0.5 KOH, 2.918 fumed, 1 3.6 15 4823 2.4 −10 * “RR” means removal rates in Å/min. Stock Solutions: HIO₃ (50% by weight); H₃PO₄ (85.87% by weight); KOH (45-46% by weight); NH₄OH (28-30% by weight); HNO₃ (68-70% by weight); HCI (36-38% by weight)

Stock Solutions: HIO₃ (50% by weight); H₃PO₄ (85.87% by weight); KOH (45-46% by weight) NH₄OH(28-30% by weight); HNO₃ (68-70% by weight); HCI (36-38% by weight)

As can be seen from Table 2, all of the first slurry formulations of the present invention were effective in achieving acceptable copper removal rates, and semiconductor wafer surfaces of high quality. Thus, the first slurry is preferentially comprised of 1-10% colloidal silica with particle size of less than about 100 nm.

EXAMPLE 4

Several formulations of the second slurry were prepared. The characteristics of these formulations are described in Table 3. The second step slurry is dependent on the copper removal rate requirement and therefore is optimally comprised of either formula 6 or 9. The active chemistry for the optimum second slurry is 0.14 I % potassium iodate (KIO₃, formed by reaction of HIO₃ with KOH) as the oxidizing agent for the copper, 0-5% concentrated inorganic acid and 0-2% iminodiacetic acid as the copper corrosion inhibitor and cleaning agent. TABLE 3 Formulations for the Second Slurry Copper Copper Thermal Copper Tantalum Tantalum Formula Oxidizer, % Inhibitor, % Activator, % Neutralizer, % Abrasive, % pH Oxide RR * RR * RR Nitride RR 1 HIO_(3.) 0.1 IDA, 1.5 — KOH 1.005 Colloidal 3.4 101 430 462 2128 (13 nm), 1 2 HIO_(3.) 0.1 IDA, 1.5 HNO₃, KOH 13.66 Colloidal 3.0 100 572 146 1749 10 (13 nm), 1 3 HIO_(3.) 0.1 IDA, 0.1 HNO₃, 5; KOH 13.14 Colloidal 3.0 53 358 50.21 751 HCl, 5 (13 nm), 1 4 HIO_(3.) 0.1 IDA, 1.5 H₃PO₄, 1.5 KOH 2.079 Colloidal 2.7 116 574 772 1471 (13 nm), 1 5 HIO_(3.) 0.1 IDA, 1.5 HNO₃, 2 KOH 3.674 Colloidal 3.1 149 511 670 2087 (13 nm), 1  6! HIO_(3.) 0.1 IDA, 1.5 HNO₃, 2.31 NH4OH, 2.507 Colloidal 3.1 130 239 623 2146 (13 nm), 1 7 HIO_(3.) 0.1 IDA, 1.5 — KOH, 1.312 Colloidal 3.4 126 1053 657 1200 (13 nm), 1 8 HIO_(3.) 0 IDA, 2 — KOH, 1.305 Colloidal 3.5 200 0 >3000 217 (13 nm), 1 9 HIO_(3.) 0.5 IDA, 1.5 — KOH, 1.086 Colloidal 3.5 120 1120 731 907 (13 nm), 1 10  HIO_(3.) 1.5 IDA, 1.5 — KOH, 1.443 Colloidal 3.5 131 1208 901 856 (13 nm), 1 * “RR” means removal rates in Å/min. Stock Solutions: HIO₃ (50% by weight); H₃PO₄ (85.87% by weight); KOH (45-46% by weight); NH₄OH (28-30% by weight); HNO₃ (68-70% by weight); HCI (36-38% by weight).

Stock Solutions: HIO₃ (50% by weight); H₃PO₄ (85-87% by weight); KOH (45-46% by weight); NH₄OH(28-30% by weight); HNO₃ (68-70% by weight); HCI (36-38% by weight).

As can be seen from Table 3, all of the second slurry formulations of the present invention were effective in achieving acceptable barrier dielectric and copper removal rates, and semiconductor wafer surfaces of high quality.

The first and second slurries described herein, may also be used in a method of chemical mechanical polishing as described above. Also, while this invention has been disclosed and discussed primarily in terms of specific embodiments thereof, it is not intended to be limited thererto. Other modifications and embodiments will be apparent to the worker in the art. 

1. An integrated circuit comprising copper metallization that has been planarized using a method comprising: (a) providing a first chemical mechanical polishing slurry wherein said first slurry has a removal rate ratio of copper to barrier material of about 10:1; (b) chemical mechanical polishing a semiconductor wafer surface with said first slurry; (c) providing a second chemical mechanical polishing slurry having a pH in a range from about 2 to about 4, and an oxidizing agent to corrosion inhibitor weight ratio less than one, wherein said second slurry has a removal rate ratio of copper to barrier material of about 1:1 and a removal rate ratio of copper to dielectric of about 6:1; and (d) chemical mechanical polishing said semiconductor wafer surface with a second slurry.
 2. An integrated circuit according to claim 1, wherein the first chemical mechanical polishing slurry comprises silica particles, oxidizing agent, corrosion inhibitor and cleaning agent.
 3. An integrated circuit according to claim 1, wherein the first chemical mechanical polishing slurry comprises about 1-10 weight percent colloidal silica, based on total weight of the first chemical mechanical polishing slurry.
 4. An integrated circuit according to claim 3, wherein the first chemical mechanical polishing slurry comprises 1-12 weight percent potassium iodate, based on total weight of the first chemical mechanical polishing slurry.
 5. An integrated circuit according to claim 4, wherein the first chemical mechanical polishing story comprises silica particles selected from the group consisting of colloidal silica particles and fumed silica particles.
 6. An integrated circuit according to claim 5, wherein said silica particles comprise 1-10 weight percent of the first chemical mechanical polishing slurry.
 7. An integrated circuit according to claim 6, comprising colloidal silica particles.
 8. An integrated circuit according to claim 7, wherein said colloidal silica particles have a particle size in a range of from about 3 to about 100 nm.
 9. An integrated circuit according to claim 1, wherein said second chemical mechanical polishing slurry comprises silica particles, oxidizing agent, corrosion inhibitor and cleaning agent.
 10. An integrated circuit according claim 1, wherein said second chemical mechanical polishing slurry comprises about 1-10 weight percent colloidal silica, based on total weight of the second chemical mechanical polishing slurry.
 11. An integrated circuit according to claim 10, wherein the second chemical mechanical polishing slurry comprises 0.1-1 weight percent potassium iodate, based on total weight of the second chemical mechanical polishing slurry.
 12. An integrated circuit according to claim 11, wherein the second chemical mechanical polishing slurry comprises silica particles selected from the group consisting of colloidal silica particles and fumed silica particles.
 13. An integrated circuit according to claim 12, wherein said silica particles comprise 1-10 weight percent of the second chemical mechanical polishing slurry.
 14. An integrated circuit according to claim 13, comprising colloidal silica particles.
 15. An integrated circuit according to claim 14, wherein said colloidal silica particles have a particle size of less than about 100 nm.
 16. An integrated circuit according to claim 1, wherein said first chemical mechanical polishing slurry has pH in a range of about 2 to
 5. 17. An integrated circuit according to claim 1, wherein said barrier material comprises tantalum.
 18. An integrated circuit according to claim 1, wherein said barrier material comprises tantalum nitride.
 19. An integrated circuit according to claim 1, wherein said barrier material comprises silicon doped tantalum nitride.
 20. An integrated circuit according to claim 1, wherein the oxidizing agent comprises an iodate salt, the corrosion inhibitor comprises a carboxylic acid, the dielectric comprises silicon oxide, and the barrier material comprises material selected from the group consisting of tantalum, tantalum nitride, silicon doped tantalum nitride, tungsten nitride, titanium nitride and silicon doped titanium nitride. 